# International IER Rectifier 

## HYBRID-HIGH RELIABILITY DC/DC CONVERTER

## Description

The AFL Series of DC/DC converters feature high power density with no derating over the full military temperature range. This series is offered as part of a complete family of converters providing single and dual output voltages and operating from nominal $+28 \mathrm{~V},+50 \mathrm{~V},+120 \mathrm{~V}$ or +270 V inputs with output power ranging from 80 W to 120 W . For applications requiring higher output power, individual converters can be operated in parallel. The internal current sharing circuits assure equal current distribution among the paralleled converters. This series incorporates International Rectifier's proprietary magnetic pulse feedback technology providing optimum dynamic line and load regulation response. This feedback system samples the output voltage at the pulse width modulator fixed clock frequency, nominally 550 KHz . Multiple converters can be synchronized to a system clock in the 500 KHz to 700 KHz range or to the synchronization output of one converter. Undervoltage lockout, primary and secondary referenced inhibit, softstart and load fault protection are provided on all models.

These converters are hermetically packaged in two enclosure variations, utilizing copper core pins to minimize resistive DC losses. Three lead styles are available, each fabricated with International Rectifier's rugged ceramic lead-to-package seal assuring long term hermeticity in the most harsh environments.

Manufactured in a facility fully qualified to MIL-PRF38534, these converters are fabricated utilizing DSCC qualified processes. For available screening options, refer to device screening table in the data sheet. Variations in electrical, mechanical and screening can be accommodated. Contact IR Santa Clara for special requirements.

AFL50XXD SERIES
50V Input, Dual Output


## Features

- 30V To 80 V Input Range
- $\pm 5 \mathrm{~V}, \pm 12 \mathrm{~V}$, and $\pm 15 \mathrm{~V}$ Outputs Available
- High Power Density - up to $70 \mathrm{~W} / \mathrm{in}^{3}$

■ Up To 100W Output Power

- Parallel Operation with Stress and Current Sharing
■ Low Profile (0.380") Seam Welded Package
- Ceramic Feedthru Copper Core Pins

■ High Efficiency - to 85\%

- Full Military Temperature Range
- Continuous Short Circuit and Overload Protection
- Output Voltage Trim
- Primary and Secondary Referenced Inhibit Functions
■ Line Rejection > 40dB - DC to 50 KHz
- External Synchronization Port
- Fault Tolerant Design
- Single Output Versions Available
- Standard Microcircuit Drawings Available

| Absolute Maximum Ratings |  |
| :--- | :--- |
| Input voltage | -0.5 V to +50 VDC |
| Soldering temperature | $300^{\circ} \mathrm{C}$ for 10 seconds |
| Operating case temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage case temperature | $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$ |

Static Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {CASE }} \leq+125^{\circ} \mathrm{C}, 30 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 80 \mathrm{~V}$ unless otherwise specified.

| Parameter | Group A Subgroups | Test Conditions | Min | Nom | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT VOLTAGE |  | Note 6 | 30 | 50 | 80 | V |
| OUTPUT VOLTAGE <br> AFL5005D <br> AFL5012D <br> AFL5015D <br> AFL5005D <br> AFL5012D <br> AFL5015D | $\begin{gathered} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 2,3 \\ 2,3 \\ 2,3 \\ 2,3 \\ 2,3 \\ 2,3 \end{gathered}$ | VIN $=50$ Volts, $100 \%$ Load <br> Positive Output <br> Negative Output <br> Positive Output Negative Output <br> Positive Output Negative Output <br> Positive Output Negative Output <br> Positive Output Negative Output <br> Positive Output Negative Output | $\begin{array}{r} 4.95 \\ -5.05 \\ 11.88 \\ -12.12 \\ 14.85 \\ -15.15 \\ 4.90 \\ -5.10 \\ 11.76 \\ -12.24 \\ 14.70 \\ -15.30 \end{array}$ | $\begin{array}{r} 5.00 \\ -5.00 \\ 12.00 \\ -12.00 \\ 15.00 \\ -15.00 \end{array}$ | $\begin{array}{r} 5.05 \\ -4.95 \\ 12.12 \\ -11.88 \\ 15.15 \\ -14.85 \\ 5.10 \\ -4.90 \\ 12.24 \\ -11.76 \\ 15.30 \\ -14.70 \end{array}$ | V |
| OUTPUT CURRENT $\begin{aligned} & \text { AFL5005D } \\ & \text { AFL5012D } \\ & \text { AFL5015D } \end{aligned}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{IN}}=30,50,80 \text { Volts - Notes 6, } 11 \\ \text { Either Output } \\ \text { Either Output } \\ \text { Either Output } \end{gathered}$ |  |  | $\begin{array}{r} 12.8 \\ 6.4 \\ 5.3 \\ \hline \end{array}$ | A |
| OUTPUT POWER <br> AFL5005D <br> AFL5012D <br> AFL5015D |  | Total of Both Outputs. Notes 6,11 |  |  | $\begin{array}{r} 80 \\ 96 \\ 100 \end{array}$ | W |
| MAXIMUM CAPACITIVE LOAD |  | Each Output Note 1 | 10,000 |  |  | $\mu \mathrm{F}$ |
| OUTPUT VOLTAGE TEMPERATURE COEFFICIENT |  | VIN $=50$ Volts, 100\% Load - Notes 1, 6 | -0.015 |  | +0.015 | \%/ ${ }^{\circ} \mathrm{C}$ |
| OUTPUT VOLTAGE REGULATION <br> Line <br> Load <br> Cross <br> AFL5005D <br> AFL5012D <br> AFL5015D | $\begin{array}{r} 1,2,3 \\ 1,2,3 \\ 1,2,3 \\ 1,2,3 \\ 1,2,3 \end{array}$ | Note 10 <br> No Load, 50\% Load, 100\% Load $\mathrm{V}_{\mathrm{IN}}=30,50,80$ Volts. <br> $\mathrm{V}_{\text {IN }}=30,50,80$ Volts. Note 12 <br> Positive Output <br> Negative Output <br> Positive Output <br> Negative Output <br> Positive Output <br> Negative Output | $\begin{aligned} & -0.5 \\ & -1.0 \\ & \\ & -1.0 \\ & -8.0 \\ & -1.0 \\ & -5.0 \\ & -1.0 \\ & -5.0 \end{aligned}$ |  | $\begin{aligned} & +0.5 \\ & +1.0 \end{aligned}$ $\begin{aligned} & +1.0 \\ & +8.0 \\ & +1.0 \\ & +5.0 \\ & +1.0 \\ & +5.0 \end{aligned}$ | \% |

For Notes to Specifications, refer to page 4

Static Characteristics (Continued)

| Parameter | Group A Subgroups | Test Conditions | Min | Nom | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT RIPPLE VOLTAGE <br> AFL5005D <br> AFL5012D <br> AFL5015D | $\begin{aligned} & 1,2,3 \\ & 1,2,3 \\ & 1,2,3 \end{aligned}$ | $\begin{aligned} & \text { VIN }=30,50,80 \text { Volts, } 100 \% \text { Load, } \\ & \text { BW }=10 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{aligned} & 60 \\ & 80 \\ & 80 \end{aligned}$ | mVpp |
| INPUT CURRENT <br> No Load <br> Inhibit 1 <br> Inhibit 2 | $\begin{gathered} 1 \\ 2,3 \\ 1,2,3 \\ 1,2,3 \end{gathered}$ | $\begin{aligned} & \text { VIN }=50 \text { Volts } \\ & \text { IOUT }=0 \end{aligned}$ <br> Pin 4 Shorted to Pin 2 Pin 12 Shorted to Pin 8 |  |  | $\begin{aligned} & 50 \\ & 60 \\ & 5.0 \\ & 5.0 \end{aligned}$ | mA |
| INPUT RIPPLE CURRENT <br> AFL5005D <br> AFL5012D <br> AFL5015D | $\begin{aligned} & 1,2,3 \\ & 1,2,3 \\ & 1,2,3 \end{aligned}$ | VIN $=50$ Volts, $100 \%$ Load |  |  | $\begin{aligned} & 60 \\ & 60 \\ & 60 \end{aligned}$ | mApp |
| CURRENT LIMIT POINT <br> Expressed as a Percentage of Full Rated Load | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | $\mathrm{V}_{\text {OUT }}=90 \% \mathrm{~V}_{\text {NOM }}$, Current split equally on positive and negative outputs. Note 5 | $\begin{aligned} & 115 \\ & 105 \\ & 125 \end{aligned}$ |  | $\begin{aligned} & 125 \\ & 115 \\ & 140 \end{aligned}$ | \% |
| LOAD FAULTPOWER DISSIPATION Overload or Short Circuit | 1, 2, 3 | $\mathrm{V}_{\text {IN }}=50$ Volts |  |  | 32 | W |
| EFFICIENCY $\begin{aligned} & \text { AFL5005D } \\ & \text { AFL5012D } \\ & \text { AFL5015D } \end{aligned}$ | $\begin{aligned} & 1,2,3 \\ & 1,2,3 \\ & 1,2,3 \end{aligned}$ | $\mathrm{V}_{\text {IN }}=50$ Volts, $100 \%$ Load | $\begin{aligned} & 78 \\ & 80 \\ & 81 \end{aligned}$ | $\begin{aligned} & 81 \\ & 84 \\ & 85 \end{aligned}$ |  | \% |
| ENABLE INPUTS (Inhibit Function) Converter Off Sink Current Converter On Sink Current | $\begin{aligned} & 1,2,3 \\ & 1,2,3 \end{aligned}$ | Logical Low on Pin 4 or Pin 12 <br> Note 1 <br> Logical High on Pin 4 and Pin 12 - Note 9 <br> Note 1 | $\begin{gathered} -0.5 \\ 2.0 \end{gathered}$ |  | $\begin{gathered} 0.8 \\ 100 \\ 50 \\ 100 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| SWITCHING FREQUENCY | 1, 2, 3 |  | 500 | 550 | 600 | KHz |
| SYNCHRONIZATION INPUT <br> Frequency Range Pulse Amplitude, Hi Pulse Amplitude, Lo Pulse Rise Time Pulse Duty Cycle | $\begin{aligned} & 1,2,3 \\ & 1,2,3 \\ & 1,2,3 \end{aligned}$ | Note 1 Note 1 | $\begin{gathered} 500 \\ 2.0 \\ -0.5 \\ 20 \end{gathered}$ |  | $\begin{gathered} 700 \\ 10 \\ 0.8 \\ 100 \\ 80 \end{gathered}$ | $\begin{gathered} \mathrm{KHz} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~ns} \\ \% \end{gathered}$ |
| ISOLATION | 1 | Input to Output or Any Pin to Case (except Pin 3). Test @ 500VDC | 100 |  |  | $\mathrm{M} \Omega$ |
| DEVICE WEIGHT |  | Slight Variations with Case Style |  | 85 |  | g |
| MTBF |  | MIL-HDBK-217F, AIF @ $\mathrm{T}_{\mathrm{C}}=40^{\circ} \mathrm{C}$ | 300 |  |  | KHrs |

For Notes to Specifications, refer to page 4

Dynamic Characteristics $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {CASE }} \leq+125^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=50 \mathrm{~V}$ unless otherwise specified.

| Parameter |  | Group A Subgroups | Test Conditions | Min | Nom | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOAD TRANSIENT RESPONSE |  |  | Note 2, 8 |  |  |  |  |
| AFL5005D Either Output | Amplitude Recovery | $\begin{array}{r} 4,5,6 \\ 4,5,6 \end{array}$ | Load Step 50\% $\Leftrightarrow 100 \%$ | -450 |  | $\begin{aligned} & 450 \\ & 200 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~s} \end{gathered}$ |
|  | Amplitude Recovery | $\begin{aligned} & 4,5,6 \\ & 4,5,6 \end{aligned}$ | $\begin{aligned} \text { Load Step } 10 \% & \Leftrightarrow 50 \% \\ 10 \% & \Rightarrow 50 \% \\ 50 \% & \Rightarrow 10 \% \end{aligned}$ | -450 |  | $\begin{aligned} & 450 \\ & 200 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| AFL5012D Either Output | Amplitude Recovery | $\begin{aligned} & 4,5,6 \\ & 4,5,6 \end{aligned}$ | Load Step $50 \% \Leftrightarrow 100 \%$ | -750 |  | $\begin{aligned} & 750 \\ & 200 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~s} \end{gathered}$ |
|  | Amplitude Recovery | $\begin{aligned} & 4,5,6 \\ & 4,5,6 \end{aligned}$ | $\begin{aligned} \text { Load Step } 10 \% & \Leftrightarrow 50 \% \\ 10 \% & \Rightarrow 50 \% \\ 50 \% & \Rightarrow 10 \% \end{aligned}$ | -750 |  | $\begin{aligned} & 750 \\ & 200 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| AFL5015D <br> Either Output | Amplitude Recovery | $\begin{aligned} & 4,5,6 \\ & 4,5,6 \end{aligned}$ | Load Step $50 \% \Leftrightarrow 100 \%$ | -750 |  | $\begin{aligned} & 750 \\ & 200 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~s} \end{gathered}$ |
|  | Amplitude Recovery | $\begin{aligned} & 4,5,6 \\ & 4,5,6 \end{aligned}$ | $\begin{aligned} \text { Load Step } 10 \% & \Leftrightarrow 50 \% \\ 10 \% & \Rightarrow 50 \% \\ 50 \% & \Rightarrow 10 \% \end{aligned}$ | -750 |  | $\begin{aligned} & 750 \\ & 200 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| LINE TRANSIENT RESPONSE <br> Amplitude Recovery |  |  | Note 1, 2, 3 |  |  |  |  |
|  |  |  | $\mathrm{V}_{\text {IN }}$ Step $=30 \Leftrightarrow 80$ Volts | -500 |  | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mu \mathrm{~s} \end{aligned}$ |
| TURN-ON CHARACTERISTICS <br> Overshoot Delay |  |  | Note 4 |  |  |  |  |
|  |  | $\begin{aligned} & 4,5,6 \\ & 4,5,6 \end{aligned}$ | Enable 1, 2 on. (Pins 4, 12 high or open) | 50 | 75 | $\begin{aligned} & 250 \\ & 120 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{~ms} \end{aligned}$ |
| LOAD FAULT RECOVERY |  |  | Same as Turn On Characteristics. |  |  |  |  |
| LINE REJECTION |  |  | MIL-STD-461D, CS101, 30Hz to 50KHz Note 1 | 40 | 50 |  | dB |

## Notes to Specifications:

1. Parameters not $100 \%$ tested but are guaranteed to the limits specified in the table.
2. Recovery time is measured from the initiation of the transient to where VOUT has returned to within $\pm 1 \%$ of VOUT at $50 \%$ load.
3. Line transient transition time $\geq 100 \mu \mathrm{~s}$.
4. Turn-on delay is measured with an input voltage rise time of between 100 V and 500 V per millisecond.
5. Current limit point is that condition of excess load causing output voltage to drop to $90 \%$ of nominal.
6. Parameter verified as part of another test.
7. All electrical tests are performed with the remote sense leads connected to the output leads at the load.
8. Load transient transition time $\geq 10 \mu \mathrm{~s}$.
9. Enable inputs internally pulled high. Nominal open circuit voltage $\approx 4.0 \mathrm{VDC}$.
10. Load current split equally between $+V_{\text {out }}$ and $-V_{\text {out }}$.
11. Output load must be distributed so that a minimum of $20 \%$ of the total output power is being provided by one of the outputs.
12. Cross regulation measured with load on tested output at $20 \%$ while changing the load on other output from $20 \%$ to $80 \%$.

## Block Diagram

Figure I. Dual Output


## Circuit Operation and Application Information

The AFL series of converters employ a forward switched mode converter topology. (refer to Figure I.) Operation of the device is initiated when a DC voltage whose magnitude is within the specified input limits is applied between pins 1 and 2. If pins 4 and 12 are enabled (at a logical 1 or open) the primary bias supply will begin generating a regulated housekeeping voltage bringing the circuitry on the primary side of the converter to life. Two power MOSFETs used to chop the DC input voltage into a high frequency square wave, apply this chopped voltage to the power transformer. As this switching is initiated, a voltage is impressed on a second winding of the power transformer which is then rectified and applied to the primary bias supply. When this occurs, the input voltage is excluded from the bias voltage generator and the primary bias voltage becomes internally generated.

The switched voltage impressed on the secondary output transformer windings is rectified and filtered to provide the positive and negative converter output voltages. An error amplifier on the secondary side compares the positive output voltage to a precision reference and generates an error signal proportional to the difference. This error signal is magnetically coupled through the feedback transformer into the control section of the converter varying the pulse width of the square wave signal driving the MOSFETs, narrowing the pulse width if the output voltage is too high and widening it if it is too low. These pulse width variations provide the necessary corrections to maintain the magnitude of output voltage within its' specified limits.

Because the primary and secondary sides are coupled by magnetic elements, full isolation from input to output is achieved.

Although incorporating several sophisticated and useful ancillary features, basic operation of the AFL50XXD series can be initiated by simply applying an input voltage to pins 1 and 2 and connecting the appropriate loads between pins 7, 8 , and 9 . Of course, operation of anyconverter with high power density should not be attempted before secure attachment to an appropriate heat dissipator. (See Thermal Considerations, page 7)

## Inhibiting Converter Output (Enable)

As an alternative to application and removal of the DC voltage to the input, the user can control the converter output by providing TTL compatible, positive logic signals to either of two enable pins (pin 4 or 12). The distinction between these two signal ports is that enable 1 (pin 4 ) is referenced to the input return (pin 2) while enable 2 (pin 12) is referenced to the output return (pin 8). Thus, the user has access to an inhibit function on either side of the isolation barrier. Each port is internally pulled "high" so that when not used, an open connection on both enable pins permits normal converter operation. When their use is desired, a logical "low" on either port will shut the converter down.

Figure II. Enable Input Equivalent Circuit

www.irf.com

## AFL50XXD Series

Internally, these ports differ slightly in their function. In use, a low on Enable 1 completely shuts down all circuits in the converter, while a low on Enable 2 shuts down the secondary side while altering the controller duty cycle to near zero. Externally, the use of either port is transparent to the user save for minor differences in idle current. (See specification table).

## Synchronization of Multiple Converters

When operating multiple converters, system requirements often dictate operation of the converters at a common frequency. To accommodate this requirement, the AFL series converters provide both a synchronization input and output.

The sync input port permits synchronization of an AFL converter to any compatible external frequency source operating between 500 KHz and 700 KHz . This input signal should be referenced to the input return and have a $10 \%$ to 90\% duty cycle. Compatibility requires transition times less than 100 ns , maximum low level of +0.8 V and a minimum high

International
I $\Theta R$ Rectifier
level of +2.0 V . The sync output of another converter which has been designated as the master oscillator provides a convenient frequency source for this mode of operation. When external synchronization is not required, the sync in pin should be left unconnected thereby permitting the converter to operate at its' own internally set frequency.

The sync output signal is a continuous pulse train set at $550 \pm 50 \mathrm{KHz}$, with a duty cycle of $15 \pm 5.0 \%$. This signal is referenced to the input return and has been tailored to be compatible with the AFL sync input port. Transition times are less than 100ns and the low level output impedance is less than $50 \Omega$. This signal is active when the DC input voltage is within the specified operating range and the converter is not inhibited. The sync output has adequate drive reserve to synchronize at least five additional converters. A typical connection is illustrated in Figure III.

Figure III. Preferred Connection for Parallel Operation


## Parallel Operation-Current and Stress Sharing

Figure III. illustrates the preferred connection scheme for operation of a set of AFL converters with outputs operating in parallel. Use of this connection permits equal current sharing among the members of a set whose load current exceeds the capacity of an individual AFL. An important
feature of the AFL series operating in the parallel mode is that in addition to sharing the current, the stress induced by temperature will also be shared. Thus if one member of a paralleled set is operating at a higher case temperature, the current it provides to the load will be reduced as compenstionfor the temperature induced stress on that device.

## International

 IOR RectifierWhen operating in the shared mode, it is important that symmetry of connection be maintained as an assurance of optimum load sharing performance. Thus, converter outputs should be connected to the load with equal lengths of wire of the same gauge and sense leads from each converter should be connected to a common physical point, preferably at the load along with the converter output and return leads. All converters in a paralleled set must have their share pins connected together. This arrangement is diagrammatically illustrated in Figure III. showing the outputs and return pins connected at a star point which is located close as possible to the load.

As a consequence of the topology utilized in the current sharing circuit, the share pin may be used for other functions. For applications requiring only a single converter, the voltage appearing on the share pin may be used as a "current monitor". The share pin open circuit voltage is nominally +1.00 V at no load and increases linearly with increasing output current to +2.20 V at full load. Note that the current we refer to here is the total device output current, that is, the sum of the positive and negative output currents.

## Thermal Considerations

Because of the incorporation of many innovative technological concepts, the AFL series of converters is capable of providing very high output power from a package of very small volume. These magnitudes of power density can only be obtained by combining high circuit efficiency with effective methods of heat removal from the die junctions. This requirement has been effectively addressed inside the device; but when operating at maximum loads, a significant amount of heat will be generated and this heat must be conducted away from the case. To maintain the case temperature at or below the specified maximum of $125^{\circ} \mathrm{C}$, this heat must be transferred by conduction to an appropriate heat dissipater held in intimate contact with the converter base-plate.
Since the effectiveness of this heat transfer is dependent on the intimacy of the baseplate/heatsink interface, it is strongly recommended that a high thermal conductivity heat transferring medium is inserted between the baseplate and heatsink. The material most frequently utilized at the factory during all testing and burn-in processes is sold under the trade name of Sil-Pad® $400^{1}$. This particular product is an insulator but electrically conductive versions are also available. Use of these materials assures maximum surface contact with the heat dissipater thereby compensating for any minor surface variations. While other available types of heat conductive materials and thermal compounds provide similareffectiveness, these alternatives are often less convenient and can be somewhat messy to use.
${ }^{1}$ Sil-Pad is a registered Trade Mark of Bergquist, Minneapolis, MN

A conservative aid to estimating the total heat sink surface area (AHEAT SINK) required to set the maximum case temperature rise $(\Delta \mathrm{T})$ above ambient temperature is given by the following expression:

$$
\mathrm{A}_{\text {HEAT SINK }} \approx\left\{\frac{\Delta T}{80 P^{0.85}}\right\}^{-1.43}-3.0
$$

where

$$
\begin{aligned}
\Delta T & =\text { Case temperature rise above ambient } \\
P & =\text { Device dissipation in Watts }=P_{\text {out }}\left\{\frac{1}{E f f}-1\right\}
\end{aligned}
$$

As an example, it is desired to maintain the case temperature of an AFL5015D at $\leq+85^{\circ} \mathrm{C}$ while operating in an open area whose ambient temperature is held at a constant $+25^{\circ} \mathrm{C}$; then

$$
\Delta \mathrm{T}=85-25=60^{\circ} \mathrm{C}
$$

If the worst case full load efficiency for this device is $83 \%$ @ 100W; then the power dissipation at full load is given by

$$
P=100 \bullet\left\{\frac{1}{.83}-1\right\}=100 \bullet(0.205)=20.5 \mathrm{~W}
$$

and the required heat sink area is

$$
\mathrm{A}_{\text {Heat sink }}=\left\{\frac{60}{80 \bullet 20.5^{0.85}}\right\}^{-1.43}-3.0=56.3 \mathrm{in}^{2}
$$

Thus, a total heat sink surface area (including fins, if any) of $56 \mathrm{in}^{2}$ in this example, would limit case rise to $60^{\circ} \mathrm{C}$ above ambient. A flat aluminum plate, $0.25^{\prime \prime}$ thick and of approximate dimension $4^{\prime \prime}$ by $7^{\prime \prime}$ ( 28 in $^{2}$ per side) would suffice for this application in a still air environment. Note that to meet the criteria in this example, both sides of the plate require unrestricted exposure to the $+25^{\circ} \mathrm{C}$ ambient air.

## AFL50XXD Series

## Input Filter

The AFL50XXD series converters incorporate a single stage LC input filter whose elements dominate the input load impedance characteristic during the turn-on. The input circuit is as shown in Figure IV.

Figure IV. Input Filter Circuit


## Undervoltage Lockout

A minimum voltage is required at the input of the converter to initiate operation. This voltage is set to $26.5 \pm 1.5 \mathrm{~V}$. To preclude the possibility of noise or other variations at the input falsely initiating and halting converter operation, a hysteresis of approximately 2.0 V is incorporated in this circuit. Thus if the input voltage droops to $24.5 \pm 1.5 \mathrm{~V}$, the converter will shut down and remain inoperative until the input voltage returns to $\approx 25 \mathrm{~V}$.

## Output Voltage Adjust

By use of the trim pin (10), the magnitude of output voltages can be adjusted over a limited range in either a positive or negative direction. Connecting a resistor between the trim pin and either the output return or the positive output will raise or lower the magnitude of output voltage. The span of output voltage magnitude is restricted to the limits shown in Table I.

Figure V. Connection for $\mathrm{V}_{\text {out }}$ Adjustment


Connect Radj to + to increase, - to decrease.

Internationa| IOR Rectifier

Table I. Output Voltage Trim Values and Limits

| AFL5005D |  | AFL5012D |  | AFL5015D |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {out }}$ | $\mathrm{R}_{\text {adi }}$ | $\mathrm{V}_{\text {out }}$ | $\mathrm{R}_{\text {adi }}$ | $\mathrm{V}_{\text {out }}$ | $\mathrm{R}_{\text {adj }}$ |
| 5.5 | 0 | 12.5 | 0 | 15.5 | 0 |
| 5.4 | 12.5 K | 12.4 | 47.5 K | 15.4 | 62.5 K |
| 5.3 | 33.3 K | 12.3 | 127 K | 15.3 | 167 K |
| 5.2 | 75 K | 12.2 | 285 K | 15.2 | 375 K |
| 5.1 | 12.1 | 760 K | 15.1 | 1.0 M |  |
| 5.1 | 200 K | $12 . \mid$ |  |  |  |
| 5.0 | $\infty$ | 12.0 | $\infty$ | 15.0 | $\infty$ |
| 4.9 | 190 K | 11.7 | 975 K | 14.6 | 1.2 M |
| 4.8 | 65 K | 11.3 | 288 K | 14.0 | 325 K |
| 4.7 | 23 K | 10.8 | 72.9 K | 13.5 | 117 K |
| 4.6 | 2.5 K | 10.6 | 29.9 K | 13.0 | 12.5 K |
| 4.583 | 0 | 10.417 | 0 | 12.917 | 0 |

Note that the nominal magnitude of output voltage resides in the middle of the table and the corresponding resistor value is set to $\infty$. To set the magnitude above nominal, the adjust resistor is connected to output return. To set the magnitude below nominal, the adjust resistor is connected to the positive output. (Refer to Figure V.)

For output voltage settings that are within the limits, but between those presented in Table I, it is suggested that the resistor values be determined empirically by selection or by use of a variable resistor. The value thus determined can then be replaced with a good quality fixed resistor for permanent installation.

When use of the trim feature is elected, the user should be aware that the temperature performance of the converter output voltage will be affected by the temperature performance of the resistor selected as the adjustment element and therefore, the user is advised to employ resistors with an very small temperature coefficient of resistance.

## Mechanical Outlines



BERYLLIA WARNING: These converters are hermetically sealed; however they contain BeO substrates and should not be ground or subjected to any other operations including exposure to acids, which may produce Beryllium dust or fumes containing Beryllium

| Pin Designation |  |
| :---: | :---: |
| Pin \# | Designation |
| 1 | + Input |
| 2 | Input Return |
| 3 | Case Ground |
| 4 | Enable 1 |
| 5 | Sync Output |
| 6 | Sync Input |
| 7 | + Output |
| 8 | Output Return |
| 9 | - Output |
| 10 | Output Voltage Trim |
| 11 | Share |
| 12 | Enable 2 |

Standard Microcircuit Drawing Equivalence Table

| Standard Microcircuit <br> Drawing Number | IR Standard <br> Part Number |
| :---: | :---: |
| $5962-02563$ | AFL5005D |
| $5962-02564$ | AFL5012D |
| $5962-02565$ | AFL5015D |

Device Screening

| Requirement | MIL-STD-883 Method | No Suffix | ES (2) | HB | CH |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Range | - | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (3) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Element Evaluation | MIL-PRF-38534 | N/A | N/A | N/A | Class H |
| Non-Destructive Bond Pull | 2023 | N/A | N/A | N/A | N/A |
| Internal Visual | 2017 | (1) | Yes | Yes | Yes |
| Temperature Cycle | 1010 | N/A | Cond B | Cond C | Cond C |
| Constant Acceleration | 2001, Y1 Axis | N/A | 500 Gs | 3000 Gs | 3000 Gs |
| PIND | 2020 | N/A | N/A | N/A | N/A |
| Burn-In | 1015 | N/A | 48 hrs @ hi temp | 160 hrs @ $125^{\circ} \mathrm{C}$ | 160 hrs @ $125^{\circ} \mathrm{C}$ |
| Final Electrical ( Group A ) | MIL-PRF-38534 <br> \& Specification | $25^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ (2) | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ |
| PDA | MIL-PRF-38534 | N/A | N/A | N/A | 10\% |
| Seal, Fine and Gross | 1014 | Cond A | Cond A, C | Cond A, C | Cond A, C |
| Radiographic | 2012 | N/A | N/A | N/A | N/A |
| External Visual | 2009 | (1) | Yes | Yes | Yes |

Notes:
(1) Best commercial practice
(2) Sample tests at low and high temperatures
(3) $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for AHE, ATO, ATW

## Part Numbering



WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 3223331 IR SANTA CLARA: 2270 Martin Av., Santa Clara, California 95050, Tel: (408) 727-0500

Visit us at www.irf.com for sales contact information. Data and specifications subject to change without notice. 12/2006

